

Nano Fabrication

ChiiDong Chen

Institute of Physics, Academia Sinica

e-mail: chiidong@phys.sinica.edu.tw

Web: <http://www.phys.sinica.edu.tw/~quela>


TEL : 02 2789 6766

State-of-the-art device fabrication techniques


- ♣ Standard Photo-lithography and e-beam lithography**
- ♣ Advanced lithography techniques
used in semiconductor industry**

A brief introduction to pattern transfer process



Standard etching process



Complementary process: lift-off




Substrate treatment process




selective dry/wet etching or doping



spin-coating




remove resist mask



mask plate

Contact or Projection exposure



finished pattern


Semiconductor industry

Status and Issues


Moore's Law:

a **30% decrease** in the size of printed dimensions **every two years**

“**Reduced cost** is one of the big attractions of integrated electronics, and the cost advantage continues to increase as the technology evolves toward the production of larger and larger circuit functions on a single semiconductor substrate.”



TSMC 18" wafer




<http://twojepc.pl/news25555/TSMC-przejdziena-450mm-wafle-w-2015-roku.html>

>10⁹ Transistors Integrated into Devices Produced Today

Source: Wikimedia Commons

Moore's Law:

a **30% decrease** in the size of printed dimensions **every two years**



tens of billions of instructions per second

“**Reduced cost** is one of the big attractions of integrated electronics, and the cost advantage continues to increase as the technology evolves toward the production of larger and larger circuit functions on a single semiconductor substrate.”

Transistor dimensions scale to improve performance, reduce power and reduce cost per transistor.

SOURCES OF RADIATION FOR MICROLITHOGRAPHY





Diagram by Nikkei Electronics based on materials from Intel, International Technology Roadmap for Semiconductors (ITRS), etc.
http://www.newmaker.com/news_41958.html


Minimum feature size is scaling faster than lithography wavelength
Advanced photo mask techniques help to bridge the gap

SOURCES OF RADIATION FOR MICROLITHOGRAPHY



Minimum feature size is scaling faster than lithography wavelength
Advanced photo mask techniques help to bridge the gap

The Ultimates of Optical Lithography



Resolution: $R = k_1 (\lambda/NA)$

$NA = \sin\theta$ = numerical aperture

K_1 = a constant for a specific lithography process

smaller K_1 can be achieved by

improving the process or resist contrast

Depth of Focus $DoF = k_2 (\lambda/NA^2)$

Calculated R and DoF values

UV wavelength	248 nm	193 nm	157 nm	13.4 nm
Typical NA	0.75	0.75	0.75	0.25
Production value of k_1	0.5	0.5	0.5	0.5
Resolution	0.17 μm	0.13 μm	0.11 μm	0.027 μm
DoF (assuming $k_2 = 1$)	0.44 μm	0.34 μm	0.28 μm	0.21 μm

P.F. Garcia et al. DuPoint Photomasks, Vacuum and Thin Film (1999)

Optical Proximity Correction


used in 90 nm (193nm) production line




Drawn structure



Add OPC features






Mask structure



Printed on wafer




Two types of phase shift mask

Alternating aperture phase shift mask




1. dark line appears at the center
2. Applicable only in limited structures

Embedded attenuating phase shift mask



1. Can even improve DoF
2. Use $\text{MoSi}_x\text{O}_y\text{N}_z$, SiN_x or CrO_xF_y instead of Cr

Immersion lithography




- ✓ a photolithography resolution enhancement technique
- ✓ a liquid medium fills the gap between the final lens and the wafer surface
- ✓ the liquid medium has a refractive index greater than one.
- ✓ The resolution is increased by a factor equal to the refractive index of the liquid.
- ✓ Current immersion lithography tools use highly purified water for this liquid, achieving feature sizes below 45 nanometers
- ✓ Currently, the most promising high-index lens material is lutetium aluminum garnet, with a refractive index of 2.14.
- ✓ High-index immersion fluids are approaching refractive index values of 1.7.
- ✓ These new developments allow the optical resolution to approach ~30 nm.
- ✗ **Double patterning** has received interest recently since it can potentially increase the half-pitch resolution by a factor of 2.
- ✗ This could allow the use of immersion lithography tools beyond the 32 nm node, potentially to the 16 nm node.

Double patterning

For the semiconductor industry, double patterning is the only lithography technique to be used for the 32 nm and 22 nm half-pitch nodes in 2008-2009 and 2011-2012, respectively, using tools already available today.


Single Exposure

Dual-tone photoresist



The lowest and highest doses of a single exposure result in insolubility, while the intermediate doses allow the photoresist to be removed by developer.


Dual-Tone Development




Two develop steps remove highest and lowest exposure dose regions of the photoresist, leaving the intermediate dose edges.

Double Patterning


Double exposure:
photoresist coating;
first exposure;
second exposure;
development




Self-aligned spacer:
first pattern;
deposition;
spacer formation by etching;
first pattern removal;
etching with spacer mask;
final pattern



Double Expose, Double Etch (lines):
Photoresist coating over first pattern;
photoresist features between previous features;
etching;
mask removal



Double Expose, Double Etch (trenches):
Photoresist coating over first pattern;
etching adjacent to previous features;
mask removal




State-of-the-art 193 nm tool with a numerical aperture of 1.35 can extend its resolution to 18 nm half-pitch with double patterning.


Due to this ability to use coarse patterns to define finer patterns, it offers an immediate opportunity to achieve resolution below 30 nm without the need to address the technical challenges of expensive next-generation lithography technologies such as EUV.

Even electron beam lithography may eventually require double patterning (due to secondary electron scattering) to achieve comparable half-pitch resolution, for instance, in the fabrication of 15 nm half-pitch X-ray zone plates.


EUV reflective mask



EUV exposure



EUV exposure tool



<http://www.technologyreview.com/news/428481/the-moores-law-moon-shot/>



NXE:3100

- Uses very short 13.4 nm light
- 13.4 nm radiation absorbed by all materials
- Requires reflective optics coated with quarter-wave Bragg reflectors
- Uses reflective reticles with patterned absorbers
- Vacuum operation
- Unique source for EUV light

Intel Corporation & EUV LLC Charles (Chuck) W. Gwyn

Cahners MDR Microprocessor Forum 2000

22 February 2010: TSMC to purchase EUV lithography system from ASML

EUV Issues:





Fig 4 Host of Problems to be Resolved for Commercial Use The wavelength of EUV light is only 13.5nm, which requires a total review of existing lithography technology. The toughest problem left to solve is developing an EUV light source combining high output with long service life. Diagram by Nikkei Electronics based on material courtesy EUVA.


Electron Beam Lithography:



楊富量 (NDL), Outlook for 15nm CMOS Manufacture

Projection EBL Systems (SCALPEL):


scattering with angular limitation in projection electron beam lithography



Multibeam direct-write electron beam lithography system

Single source with correction lens array



~50 wafers/hr



M. Muraki et al. J. Vac. Sci. Technol. B 18(6), 3061, 2000
 Canon Inc.,

Multi-source with single electron optical column


3 of 32 Sources shown ~60 wafers/hr



a tip with
 focus electrode

E. Yin et al. J. Vac. Sci. Technol. B 18(6), 3126, 2000
 Ion Diagnostics Incorporated

Parallel E-Beam Lithography



MAPPER (the manufacturer)

More than 10,000 parallel electron beams.


Fibre-optics is capable of transporting a large quantity of information.

In October 2008, Mapper and Taiwan Semiconductor Manufacturing Co. have signed an agreement, according to which Mapper will ship its first 300mm multiple-electron-beam maskless lithography platform for process development and device prototyping to TSMC.




**Material Engineering
gains
importance !**

90 nm Generation Transistor




source: Intel develop forum
Spring, 2003

Experimental transistors for future process generations




**65nm process
2005 production**




**45nm process
2007 production**

CMOS
0.8 nm conventional gate oxide




**32nm process
2009 production**



**22nm process
2011 production**

Innovation Enabled Technology Pipeline

Our Visibility Continues to Go Out ~10 Years



Nano materials will play an important role in the silicon nanotechnology platform



Interconnectors with high electrical conductivity

Low K interlevel Dielectric




High K gate oxide

Strained Si

Photoresist



J. Brinker,
UNM/Sandia National Labs




Introduction of new materials

1st Production	1997	1999	2001	2003	2005	2007	2009	2011
Process Generation	0.25μm	0.18μm	0.13μm	90 nm	65 nm	45 nm	32 nm	22 nm
Wafer Size (mm)	200	200	200/ 300	300	300	300	300	300
Inter-connect	Al	Al	Al	Cu	Cu	Cu	Cu	Cu
Channel	Si	Si	Si	Strained Si	Strained Si	Strained Si	Strained Si	Strained Si
Gate dielectric	SiO ₂	SiO ₂	SiO ₂	SiO ₂	SiO ₂	High-k	High-k	High-k
Gate electrode	PolySi	PolySi	PolySi	PolySi	PolySi	Metal	Metal	Metal


source: Intel develop forum

Introduction of high-K gate dielectric



90 nm process

Capacitance	1X
Leakage	1X




Experimental high-K

1.6X
<0.01X

A message from Intel

Compress P-doped regions
by filling SiGe into carved trenches,
hole conduction increased by 25%


Stretch N-doped regions
by annealing Si₃N₄ cover layer,
electron conduction increased by 10%



Strained silicon benefits

- Strained silicon lattice increases electron and hole mobility
- Greater mobility results in 10-20% increase in transistor drive current (higher performance)
- Both NMOS and PMOS transistors improved


Intel develop forum




<http://www.newscientist.com/news/news.jsp?id=ns99994493>

2003-12-20


Three types of new Fully Depleted Transistors



Planar **fully depleted SOI**





Non-planar **Double-gate (FinFET)**






Non-planar **Tri-gate**

Fully Depleted Transistors made on SOI wafers






Raised S-D using Selective Epi-Si Deposition

Non-planar **Tri-gate**




From Tri-gate transistors to Nano-wire transistors

depletion electric field




Tri-gate transistor



Nano-wire transistor



Vertical Nanowire Transistors



A III–V nanowire channel on silicon for high-performance vertical transistors


Takashi Lab, Hokkaido University

Nature, 488, 189 (2012)








Tunnel Field-Effect-Transistors

Nature 479, 329 (2011)




Off: no state, On: interband tunneling

Tunnel field-effect transistors as energy-efficient electronic switches



Transistor scaling Trend and Innovations (materials and device structure)




TSMC 孫元成副總經理
Dr. Jack Sun, Vice President and CTO, R&D, TSMC

Incorporation of emergent layered materials into integrated circuits


layered materials = Graphene, MoS₂, WSe₂, Topological Insulator, ...

Short channel effect


Long channel



short channel



solution





**The shorter the conduction channel,
the greater percentage of charge balanced by the source/drain PN junctions**

3D IC


a single chip in which all components on the layers communicate using on-chip signaling, - vertically or horizontally

System-On-Package (SOP)




November 1, 2011 by [Karl Geiger](#)
the IEEE Orange County

<http://www.prc.gatech.edu/overview/mission.shtml>





TSMC 2.5D IC

CTIMES, 2012/10/12



Graphene



Cut-off frequencies as high as **155 GHz** YQ Wu *et al. Nature* 472, 74-78 (2011)

Theoretically, Physical properties of graphene :


Thermal conductivity = $5300 \text{ W/m} \cdot \text{K}$

Resistivity = $10^{-6} \Omega \cdot \text{cm}$

Electron Mobility = $2 \cdot 10^5 \text{ cm}^2/\text{V} \cdot \text{s}$


Optical transparency = **97.7 %**

<http://www.graphene.com.tw/>



Nature Photonics 4, 611 - 622 (2010)

Graphene-based optoelectronics






Solar cell performance

energy conversion efficiency is $\eta = P_{\max}/P_{\text{inc}}$

silicon cells with η up to $\sim 25\%$ Graphene $\eta \approx 0.3 \sim 1.2\%$

MoS₂ Molybdenite

Kis, Nature nanotechnology 6, 2011



n-type semiconductor

Bandgap:



Bulk = 1.29 eV

Monolayer 1.90 eV

Electron mobility $\sim 217 \text{ cm}^2/\text{V.s}$,
reported by Kis lab.



MoS₂ transistors

Highly Flexible MoS₂ Thin-Film Transistors




Lain-Jong Li, Nano Letters 12, 2012

Single-Layer MoS₂ Phototransistors



ACS Nano (2012) 6, 74-80



Integrated Circuits Based on Bilayer MoS₂ Transistors



Nano Lett., 2012, 12 (9), pp 4674–4680

WSe₂ transistors

Single Layered WSe₂ p-FETs
with Chemically Doped Contacts



effective hole mobility of ~ 250 cm²/Vs
subthreshold swing of ~ 60 mV/dec
 I_{ON}/I_{OFF} of $>10^6$ at room temperature

Nano Lett. 12, 3788–3792 (2012)

Topological insulators







Fig. 1. (Color online) Edge and surface states of topological insulators with Dirac dispersions. (a) Schematic real-space picture of the 1D helical edge state of a 2D TI. (b) Energy dispersion of the spin non-degenerate edge state of a 2D TI forming a 1D Dirac cone. (c) Schematic real-space picture of the 2D helical surface state of a 3D TI. (d) Energy dispersion of the spin non-degenerate surface state of a 3D TI forming a 2D Dirac cone; due to the helical spin polarization, back scattering from \mathbf{k} to $-\mathbf{k}$ is prohibited.



Graphene/Nano-ribbon interconnect/FET



Graphene FET



Carbon nanotubes as Through-Silicon-Via in 3D ICs



Fabrication Equipment in Nano Core-Facility

Device fabrication facilities in a class-1000 cleanroom

Dry etching machines



E-beam writer and Scanning Electron Microscopes



Yellow room for photolithography



Evaporators



Scanning Electron / Ion-beam microscopes

Field-Emission SEM



Field-Emission SEM / e-beam writer



Focus ion beam / e-beam system



Pattern generation/ transferring systems

Laser writer



e-beam writer



Mask Aligner



Dry etching / Evaporation systems

Reactive Ion Etcher



Inductively Coupled Plasma Etcher



e-gun evaporator



Thermal + e-gun evaporator




Thermal evaporator




Nano-scaled Electronics


suspending nanoparticle devices




electrodes with a 5nm gap




ferromagnetic-superconductor device



Suspending wire devices






Single electron devices






Optic Devices

Fresnel X-Ray Zone Plates





Photonic Crystals




Lithographic Process

Mix and Match technology

Photolithography



E-beam lithography



align key

Electron-Beam Lithography

Electron Beam (e-beam) Gun:

Electrons generated by:

- Thermionic emission from a hot filament.
- Field aided emission by applying a large electric field to a

filament.

- Or a combination of the two.

Filament is negatively biased (cathode)
and electrons are accelerated to the substrate
at typically 25 - 100 keV.


$$eV = \hbar^2 k^2 / 2m_e \Rightarrow \lambda \approx 0.25 \sim 0.12 \text{ nm}$$

E-beam is focused to a small spot size using:



- Electrostatic lenses
- Magnetic fields
- Apertures

A scanned e-beam spot “writes” the image in
the resist one “pixel” at a time.


X,Y direction of beam is controlled by
electrostatic plates.



Comparison between 30keV and 100keV e-beam writer




1. Good for prototype test
2. Thin resist line-width < 30nm
3. Clear align key image
4. Good for lift-off process
5. Lack of stage stability




1. Good for large area exposure
2. Thin resist line-width < 10nm
3. Require thick/clear align keys
4. Require extra resist engineering
5. Stable/accurate stage stability

Resist profile engineering


Electron beam




After development



PMMA 2A/MMA 8.5A 30keV



ZEP520A/LOR5B 100keV



Electron beam lithography and lift-off technique

